## KHAN SHAIKHUL HADI

shaikhulhadi@ucf.edu 🛛 github.com/shaikhulhadi 🗍 🕄 shaikhulhadi.github.io 📗 in linkedin.com/in/sha	aikhulhadi
EDUCATION	
<ul> <li>PhD in Computer Science   UNIVERSITY OF CENTRAL FLORIDA (UCF)</li> <li>Research: Addressing performance, correctness &amp; crash consistency challenges of persistent parallel programming in the persistent memory system; simulating and validating designs in gem5 (≈500,000 line open-source multi-core simulator).</li> <li>Awarded UCF Faculty Cluster Initiative (FCI) Student Scholarship 2025 (\$5,000).</li> </ul>	fabric-attached
M.Sc. in Computer Science   University of Central Florida (UCF)	CGPA 3.9/4
• Relevant Coursework: Advanced & Parallel Computer Architecture, Machine Learning, Design & Analysis of Algorithms	
<ul> <li>B.Sc. in Electrical Engineering   Bangladesh University of Engineering and Technology (BUET)</li> <li>Relevant Coursework: Microprocessor and Interfacing, VLSI I &amp; II, Digital Circuit Design</li> </ul>	CGPA 3.43/4
RELEVANT EXPERIENCE	
<ul> <li>Developed cycle-level simulation model for CXL switch with CXL.mem (Type-3) and port-based routing (PBR) support (Authors of C++ &amp; Python code) for switch-level performance and behavior analysis. Designed data persistence support that ensured crash consistency and data correctness; achieved an average 15% speedup on evaluated benchmark.</li> <li>Extended Sniper multi-core simulator with a memory access contention model and transient-state changes at cache co</li> </ul>	at switch-leve
for shared memory access, enabling evaluation that resulted in publication.	2025 D
<ul> <li>Graduate Teaching Assistant   SCHOOL OF ENGINEERING, UCF</li> <li>Counseled students to understand complex topics like cache coherence &amp; organization in Advanced &amp; Parallel Computer delivered guest lectures on cache; mentored and evaluated C++/Java cache design projects.</li> </ul>	•
Research Engineer   BUET-ENERGYPAC RESEARCH COLLABORATION Apr	2017 - Oct 2018
<ul> <li>Designed and characterized TSMC 180 nm BUET Standard Cell Library (50 digital, 3 analog). Applied Cadence tools &amp; TCL streamline ASIC design flows</li> </ul>	
<ul> <li>Prototyped an LED driver controller IC in Verilog and completed RTL synthesis, DRC, and LVS in the Cadence Design integrated standard cell library. This achieved a successful first-spin fabrication through EUROPRACTICE IC Service in June</li> </ul>	
SELECTED PROJECTS (Full List  )	
	ed in DAC 2023
• Engineered durable atomic instructions support via transient states of <b>cache coherence</b> protocol to achieve crash consisted programming in persistent memory system.	
<ul> <li>Accomplished the primary goal of crash consistency and also realized 6.4% average speedup on SPLASH-4 benchmar Sniper Multi-Core Simulator which led to a publication &amp; nomination to present at the Non-Volatile Memory Workshop (NV)</li> </ul>	
Bare-Metal Operating System 🖸	
$\bullet \ \textit{Wrote a from-scratch, bare-metal operating system in \textbf{\textit{C}}, produced a bootable image, and validated functionality in \textit{QEND} and \textit{QEND} are the \textit{QEND} and \textit{QEND} are the QEND$	1U.
• Implemented core kernel features, including a <b>bootloader</b> to load the kernel, an <b>interrupt-handling</b> protocol, a keyboa basic video driver for terminal output.	rd driver, and o
Specialized SAP microprocessor	
• Architected an <b>8-bit register microprocessor</b> with single-bus architecture, 64KB memory and 16-instruction ISA (includusing Proteus Design Suite. Optimized usage of temporary register count by leveraging idle IR as temporary register.	ing PUSH/POP
• Built a C++ based compiler to translate <b>assembly</b> to binary in hexadecimal format for program loading.	
Sentiment analysis of stocks from financial-news headlines with Twitter feedback	
• Built an NLP pipeline: scraped headlines ( <b>Python/BeautifulSoup</b> ), retrieved tweets (snscrape), normalized text, extrac scored sentiment with <b>NLTK</b> ; Programmed aggregation by remapping scores and using geometric means to curb outlier	
• Fused headline and tweet signals into one tunable feature. Performed <b>sensitivity studies</b> on large-cap tech tickers; plott and documented research limits (headline misdirection, missing joint datasets, tweet reach/timing).	ed mismatches
SELECTED PUBLICATION (Full List )	

RELEVANT SKILLS

**Programming Languages:** C/C++ (proficient), Python (proficient), OpenMP, Bash scripting, Verilog, TCL

• Khan Shaikhul Hadi, Naveel-ul Mustafa, Mark Heinrich & Yan Solihin, "Hardware Support for Durable Atomic Instructions for

**Architecture Simulation Tool:** gem5 Simulator, Sniper Multi-Core Simulator

Persistent Parallel Programming", Design Automation Conference (DAC), 2023